微信公众号随时随地查标准

QQ交流1群(已满)

QQ群标准在线咨询2

QQ交流2群

购买标准后,可去我的标准下载或阅读

定价: 无文本

在线阅读 收 藏

定价: 无文本

在线阅读 收 藏

This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.

定价: 331元 / 折扣价: 282

在线阅读 收 藏

定价: 0元 / 折扣价: 0

在线阅读 收 藏

定价: 无文本

在线阅读 收 藏

This standard defines a property graph description of high-quality road network data, such as lanes, roads and intersections. Thereby, the standard supports highly efficient data storage and retrieval. The standard represents lanes, roads and intersections as nodes in a property graph, while the topology of road network is represented by edges in the property graph. This standard also defines properties of graph nodes and edges, as well as data types, value ranges, and basic access interfaces of these properties.

定价: 60元 / 折扣价: 51

在线阅读 收 藏

This recommended practice specifies embeddable and encapsulating markup syntaxes to manage rights for the encryption and decryption of design intellectual property (IP), together with recommendations for integration with design specification formats described in IEEE Std 1800™ (SystemVerilog) and IEEE Std 1076™ (VHDL). It also recommends use models for interoperable tool and hardware flows, which will include selecting encryption and encoding algorithms, as well as encryption key management.… read more The recommendation includes a description of the assumed trust model on which the recommended use models are based. This recommended practice does not specifically include any consideration of digitally encoded entertainment media. In the context of this document, the term IP will be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community. It refers to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media. Examples of these collections include, but are not limited to, the following: a unit of electronic system design; a design verification and analysis scheme (e.g., test bench); a netlist that indicates elements and their interconnections to implement a function; a set of fabrication instructions; a physical layout design or chip layout; a design intent specification. The term IP is partially derived from the common practice for the collection to be considered the intellectual property of one party. The term encompasses both hardware and software descriptions. read less

定价: 130元 / 折扣价: 111

在线阅读 收 藏

This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.

定价: 99元 / 折扣价: 85

在线阅读 收 藏

The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal… read more verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language read less

定价: 340元 / 折扣价: 289

在线阅读 收 藏

This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term IP shall be used to mean… read more electronic design intellectual property. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media. read less

定价: 214元 / 折扣价: 182

在线阅读 收 藏
150 条记录,每页 15 条,当前第 10 / 10 页 第一页 | 上一页 | 下一页 | 最末页  |     转到第   页